XC5VLX30T-1FF665C Datasheet

Product Details

24-BIT DIGITAL SIGNAL PROCESSOR

The Motorola DSP56307, a member of the DSP56300 family of programmable digital signal processors (DSPs), supports wireless infrastructure applications with general filtering operations. The on-chip enhanced filter coprocessor (EFCOP) processes filter algorithms in parallel with core operation, thus increasing overall DSP performance and efficiency. Like the other family members, the DSP56307 uses a high-performance, single-clock-cycle-per-instruction engine (code-compatible with Motorolas popular DSP56000 core family), a barrel shifter, 24-bit addressing, an instruction cache, and a direct memory access controller, as in Figure 1. The DSP56307 offers performance at 100 million instructions (MIPS) per second using an internal 100 MHz clock with a 2.5 volt core and independent 3.3 volt input/output power.

FEATURES

High-Performance DSP56300 Core
● 100 million instructions per second (MIPS) with a 100 MHz clock at 2.5 V core and 3.3 V I/O
● Object code compatible with the DSP56000 core
● Highly parallel instruction set
● Data arithmetic logic unit (ALU)
- Fully pipelined 24 x 24-bit parallel multiplier-accumulator
- 56-bit parallel barrel shifter (fast shift and normalization; bit stream generation and parsing)
- Conditional ALU instructions
- 24-bit or 16-bit arithmetic support under software control
● Program control unit (PCU)
- Position independent code (PIC) support
- Addressing modes optimized for DSP applications (including immediate offsets)
- On-chip instruction cache controller
- On-chip memory-expandable hardware stack
- Nested hardware DO loops
- Fast auto-return interrupts
● Direct memory access (DMA)
- Six DMA channels supporting internal and external accesses
- One-, two-, and three- dimensional transfers (including circular buffering)
- End-of-block-transfer interrupts
- Triggering from interrupt lines and all peripherals
● Phase-locked loop (PLL)
- Allows change of low power divide factor (DF) without loss of lock
- Output clock with skew elimination
● Hardware debugging support
- On-Chip Emulation (OnCE) module
- Joint test action group (JTAG) test access port (TAP)
- Address trace mode reflects internal Program RAM accesses at the external port

Specifications

Form,Package,Functional compatible component
Descriptions

IC FPGA 360 I/O 665FCBGA

Quality

At the heart of jinshengweiye Elec. lies a commitment to total customer satisfaction with a secure quality system .We have professional testing facilities and experienced QC& engineering team.With advanced equipment and experienced industry experts, jinshengweiye Elec. is committed to fulfilling the needs of our customers .

Inventory

jinshengweiye Elecs stocks components are ready to be shipped.
Hard-to-find,obsolete and high demand integrated circuit & LCD display ect. can be found by us.

Team

Our sales representatives, customer service agents,quality inspectors and component engineers strive to

Price

We offer the most competitive price for you , purchasing cost.

Speed

jinshengweiye Electronics has established a well- developed logistics system and global logistics network which guarantees our service is very quick, convenient and efficient. attention to environmental protection.

Environmental

Our service is in strict compliance with global environmental regulations and standards. We resolve to fulfill social responsibility and pay

Logistics

Fast&safe delivery Cooperated international express with good discount components Perfessional expert/import documentation work Profdeeional safe packing materials for international transportation

Source

Powerful source offer you hard to find electronic CooperatedFranchised distributor Quick quotation&fast response to order with competitive price